# **Chiplets Myths and Opportunities** What, why & how to create a new economic model for HPC John Shalf

Department Head for Computer Science Lawrence Berkeley National Laboratory

## Salishan Workshop on High Speed Computing



April 26, 2023

shalf@lbl.gov

# **Projected Performance Development**



## PROJECTED PERFORMANCE DEVELOPMENT



# **Specialization:**

### Natures way of Extracting More Performance in Resource Limited Environment

#### **Powerful General Purpose**





KNL, AMD, Cavium/Marvell, GPU

#### Many Different Specialized (Post-Moore Scarcity)



Apple, Google, Amazon

#### Xeon, Power



# Industry: Heterogeneous Integration Roadmap



### HETEROGENEOUS INTEGRATION ROADMAP

## **2019 Edition**

http://eps.ieee.org/hir

HPC and Megadatacenters is 2<sup>nd</sup> chapter



All future applications will be further transformed through the power of AI, VR, and AR.







5

Die + Heterogeneous

System in Package (SiP)



## What is a Chiplet?



## Heterogeneous Integration Roadmap (HIR) 5 generations of bandwidth density doubling

une, 2019		Chapter 22: Interconnects for 2D and 3D Architectures					
Generations <sup>6</sup>		1	2	3	4	5	
Raw Bandwidth Density (GBps/mm) <sup>7,8,9</sup>		125	250	500	1000	2000	
Package Technology	unimum Bump Pitch (μm)	55	50	40	35	30	
	IO/mm <sup>10</sup>	500	667	1000	1500	2000	
	1 mm <sup>2</sup>	331	400	625	816	1111	
Signaling Speed (Gbps) <sup>11</sup>		2	3	4	5.33	8	
Raw Bandwidth Density (GPackage TechnologySignaling Speed (Gbps)	G w Bandwidth Density (G w Bandwidth Density (G w Bandwidth Density (G w Bandwidth Density (G w Bandwidth Density (G beckage TechnologyFor 100mm <sup>2</sup> chiplet (GPU is 700mm <sup>2</sup> ) Generation 1: 5 Terabytes/second D2D bandwidth Generation 5: 80 Terabytes/second D2D bandwidth Using modest 8Gbit/sec clock rate						
Table 5:	Interconnect Pitch Roadman Interconn	acts will tr	ansition a	way from s	older		

Table 5: Interconnect Pitch Roadmap. Interconnects will transition away from solder gradually as pitches scale to less than  $30\Box m$ .

## **AMDs Chiplets Strategy**







Monolithic 32-core Chip 777mm<sup>2</sup> total area 1.0x Cost 4 x 8-core Chiplet, 213mm<sup>2</sup> per chiplet 852mm<sup>2</sup> total area (+9.7%) 0.59x Cost

Naffziger, S., Noah Beck, T. Burd, K. Lepak, Gabriel H. Loh, M. Subramony and Sean White. "Pioneering Chiplet Technology and Design for the AMD EPYC<sup>™</sup> and Ryzen<sup>™</sup> Processor Families : Industrial Product." 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) (2021): 57-70.



## **How** do chiplets enable domain specialization?



CHIPS modularity targets the enabling of a wide range of custom solutions



Since 1987 - Covering the Fastest Computers in the World and the People Who Run Them

Home

Topics

Sectors

- Exascale
- Specials
- Resource Library
- Podcast
- Events
- Solution Channels
- Job Bank
- About
- Subscribe





#### AMD Opens Up Chip Design to the Outside for Custom Future By Agam Shah

June 15, 2022

AMD is getting personal with chips as it sets sail to make products more to the liking of its customers.

The chipmaker detailed a modular chip future in which customers can mix and match non-AMD processors in a custom chip package.

"We are focused on making it easier to implement chips with more flexibility," said Mark Papermaster, chief technology officer at AMD during the analyst day meeting late last week.



AMD will allow customers to implement multiple dies — also called chiplets or compute tiles — in a tight chip package. AMD already uses tiles, but is now welcoming third parties to make accelerators or other chips to be included in 2D or 3D packages alongside its x86 CPUs and GPUs.

## Why? It is not good enough anymore to understand the technology Now we must also understand the market context



### **Why?** Domain specific Architectures driven by hyperscalers

in response to slowing of Moore's Law (switch to systems focus for future scaling)

mm

BERKELEY LAB





# Who? :ODSA: Open Domain Specific Architecture

**Creating an Open Chiplet Marketplace for Hyperscale Datacenters** 



# **Benefits of Chiplets**

- **1.** Not everything benefits from being on a leading edge design node
  - Analog electronics, I/O (PCIe), and memory controllers get worse & crazy expensive (can do it in the appropriate design node)
- 2. Don't need to respin an entire chip just to change one component
- **3.** Modularity (Modular HPC effort with ODSA, Intel, Meta, Google, and DOE)
- **4.** Better yield (known good die)
- **5.** Break reticle limit
- **6.** Can co-integrate diverse accelerators with high bandwidth
- **7.** Concentrate DOE/HPC effort on the part of the chip that really matters to our applications (80:20 rule)
- **8.** Leverage the Hyperscale economic force / supply chain (OCP)
- **9.** Enables better IP reuse *(combined with the licensable IP market)* and economies of scale for the broadly reusable chiplets



## **Chiplets Summit: The HPC edition!**



January 23, 24, 2023 San Jose, California

- Organizing "chiplets for HPC" for DOE and IC (with Jeff Vetter@ORNL and Bapi Vinnakota@OCP/ODSA/LBL, and others!!)
  - Targeting summer 2023 (TBD)
  - Co-sponsored by OCP/ODSA
  - Bay area because will have hyperscale system architects participating as well

### First meeting more of a level-set

- Follow-up will be to give community time to develop ideas and associated whitepapers
- ~Fall 2023



