

# From Atoms to Architecture :

*The LBNL Beyond-CMOS Co-Design Program*



1931–2021

90<sup>TH</sup>

LBNL Team : S. Griffin, L. W. Martin, L. Ramakrishnan, R. Ramesh (PI),  
S. Salahuddin, P. Shafer, J. Shalf, D. Vasudevan, Z. Yao, & D. Armbrust



Use-Inspired Basic Science

# Technology Scaling Trends

*Exascale in 2022... and then what?*





Figure courtesy of Kunle Olukotun, Lance Hammond, Herb Sutter, and Burton Smith

# Beyond CMOS Electronics : Focus on Energy


Microelectronics could get to ~25% of Primary Energy by 2030



Semiconductor Research Corporation  
Decadal Plan for Semiconductors, 2020

# Global Drivers : The Challenge & The Opportunity


## Global Competition & Market Share



Source: Semiconductor Industry Association (SIA), *The U.S. Semiconductor Industry, 2014, 2015, and 2016 Factbooks*.

**China: \$120B-\$150B Investment**

**National Security**



SRC Decadal Plan for Semiconductors, 2020

**Energy Efficiency**

- ~  $100e^{-12}$  J/ op
- ~25 % primary energy
- Beyond CMOS @  $20e^{-15}$  J/ op
- Beyond CMOS @  $1e^{-18}$  J/ op

**Energy Consumption**






Trusted Microelectronics Joint Working Group



# OSTP Report 2013-2015

## Many *Incomplete* Options for New Device Technology (need codesign)



**OSTP Report 2015: John Shalf**  
*Robert Leland and Shekhar Borkar*

TABLE 1. Summary of technology options for extending digital electronics.

Improvement Class	Technology	Timescale	Complexity	Risk	Opportunity
Architecture and software advances	Advanced energy management	Near-Term	Medium	Low	Low
	Advanced circuit design	Near-Term	High	Low	Medium
	System-on-chip specialization	Near-Term	Low	Low	Medium
	Logic specialization/dark silicon	Mid-Term	High	High	High
	Near threshold voltage (NTV) operation	Near-Term	Medium	High	High
3D integration and packaging	Chip stacking in 3D using thru-silicon vias (TSVs)	Near-Term	Medium	Low	Medium
	Metal layers	Mid-Term	Medium	Medium	Medium
	Active layers (epitaxial or other)	Mid-Term	High	Medium	High
Resistance reduction	Superconductors	Far-Term	High	Medium	High
	Crystalline metals	Far-Term	Unknown	Low	Medium
Millivolt switches (a better transistor)	Tunnel field-effect transistors (TFETs)	Mid-Term	Medium	Medium	High
	Heterogeneous semiconductors/strained silicon	Mid-Term	Medium	Medium	Medium
	Carbon nanotubes and graphene	Far-Term	High	High	High
	Piezo-electric transistors (PFETs)	Far-Term	High	High	High
	Beyond transistors (new logic paradigms)	Spintronics	Far-Term	Medium	High
	Topological insulators	Far-Term	Medium	High	High
	Nanophotonics	Near/Far-Term	Medium	Medium	High
	Biological and chemical computing	Far-Term	High	High	High




Computing Beyond Moore's Law  
 IEEE Computer: December 2015


<https://ieeexplore.ieee.org/document/7368023>

# There are many options available, but its hard to replace CMOS!

Nikonov & Young



## Dramatic improvements with Codesign!




*Just going from a single device (current practice)  
To a 32 bit adder yields huge improvements in  
Useful performance from the community*

# DOE Big Ideas Summit (BIS3) 2016

John Shalf (LBNL/Computing)  
 Rick McCormick (Sandia)  
 Ramamorthy Ramesh (LBNL/Energy Research)  
 Patrick Naulleau (LBNL / ALS / CXRO / EUREKA)

## Multiscale Multi-Lab Effort



# DOE Microelectronics BRN (BES, HEP, ASCR) 2018

We need to accelerate the pace of discovery by orders of magnitude  
**Deep Microelectronics CoDesign Framework**

Multiscale Co-Design Framework



Algorithms and programming paradigms



System architecture design and modeling



Interconnects and component integration



Devices and circuits




Physics of logic, memory, and transport



Fundamental materials science and chemistry

Co-design involves multi-disciplinary collaboration that takes into account the interdependencies among materials discovery, device physics, architectures, and the software stack for developing information processing systems of the future. Such systems will address future DOE needs in computing, power grid management, and science facility workloads.

## Basic Research Needs for Microelectronics




*Discovery science to revolutionize microelectronics  
beyond today's roadmaps*



# Need a fundamental paradigm shift


From Boltzmann Tyranny to Correlations

$$F(\text{state}) \propto e^{-\frac{E}{kT}}$$



$$I \propto \exp(qV_g/k_B T)$$

$$k_B T \ln 10 / q = 60 \text{ mV}$$




**NCFET**  
90mV

**MOSFET**  
0.7-0.5V


# From Boltzmann "Tyranny" to Quantum Materials

$$F(\text{state}) \propto e^{-\frac{E}{kT}}$$



$$I \propto \exp(qV_g/k_B T)$$

$$k_B T \ln 10 / q = 60 \text{ mV}$$



## Ferromagnetism


Spontaneous Magnetization



Spin

## Ferroelectricity

Spontaneous Polarization



Charge

## Ferroelasticity

Spontaneous Strain



Phonon


## Ferrotoroidicity

Spontaneous Toroidal Moment



Spin/Charge


## Crafting Customized Energy Landscapes






# Co-Design From Atoms to Architecture

## Materials Science

## Computer Science







# Co-Design From Atoms to Architecture





# Leveraging the Power of DOE User Facilities

**Co-design and CoSimulation** defines materials requirements for NCFET & MESO devices

**Materials computation / simulation** designs new materials and **energy-landscapes**



**Precision synthesis** of model materials systems



**Energy, spatial, and temporal probes** explore **multiferroic** and **ferroelectric** materials phenomena



# LBNL Beyond Moore Microelectronics Modeling and Simulation Framework


**Accomplishment:** Multidisciplinary effort developed end-to-end modeling framework to accelerate the microelectronic materials discovery process


**Methods:** Link-together computational models at different levels of scale to create multi-scale modeling framework for microelectronics.

**Impact:** Quantify impact of materials and device level advances in context of system-scale performance.

Provides quantitative and actionable feedback to direct future microelectronic materials and develop development

Device level & materials advances must be understood at the "systems" level and require an end-to-end process. Provides an accelerated Feedback path to focus device and Material Discovery Process







## Simulating Bulk Materials

*Identifying new candidate microelectronic materials from first-principles simulation.*

# MatProj Example:

## Finding a Better Ferroelectric for MESO Devices




Conducting on one Spin Channel

Insulating on the other Spin Channel

Over 140 Potential Half-Metals for Experimental Investigation

Sinead Griffin





## Interfaces and Junction Physics

*"The Interface is the Device"*

-Nobel laureate Herbert Kroemer

# Ab-Initio Full Electronic Device Simulations



## Scalable $O(N)$ DFT Methods

Sinead Griffin

Novel  $O(N)$  Problem Decomposition enables Scalable modeling of emerging Post-Moore devices Using First-Principles electronic structure calculations

### Accomplishments for BML

- ❖ Combined several techniques for a holistic, ab-initio, atomistic (beyond TCAD) device simulation
- ❖ LS3DF Device-size self-consistent ab initio calculations to get atomistic potential profile, band alignment, based boundary conditioned Poisson solver
- ❖ Based on the potential profile, and scattering state calculations to simulate the device transport, and leakage current etc.
- ❖ Using electron-phonon coupling to calculate the heat generation and dissipation at atomic scale







A shallow defect state in Si.

the electron (left) and hole (right) localizations in a bulk  $\text{CH}_3\text{NH}_3\text{PbI}_3$  material. The small dots are atoms.

# Simulate full device-scale interfaces

Sinead Griffin





## Device Scale Simulation



*ECP ARTEMIS : Adaptive Mesh Refinement  
for Time-domain ElectrodynaMics Solver*


# Device-Scale Simulation using AMReX+Physical PDEs

ARTEMIS : Adaptive Mesh Refinement for Time-domain Electrodynamic Solvers



**Challenge:** Wide range of physical coupling dimensions from nm scale to cm scale

- All types of physics talk to each other due to natural **nonlinearity** of spin oscillations, etc.



**Solution Adaptive Mesh Refinement (AMR) simulation to cover length & time scales:**



- Simultaneously solving the **coupled PDEs**, e.g. Maxwell's equations, LLG equations, etc.
- Adjust mesh resolution with **AMR** to the needs of specific physics in a specific region

# Device-Scale Simulation using AMReX+Physical PDEs

Jackie Yao and Andy Nonaka: LBNL Applied Math / CS

**Challenge:** Wide range of physical coupling dimensions **from nm scale to cm scale**

- All types of physics talk to each other due to natural **nonlinearity** of spin oscillations, etc.




**Solution Adaptive Mesh Refinement (AMR) simulation to cover length & time scales:**



- Simultaneously solving the **coupled PDEs**, e.g. Maxwell's equations, LLG equations, etc.
- Adjust mesh resolution with **AMR** to the needs of specific physics in a specific region

# Early-stage Demonstration


Jackie Yao and Ann Almgren: LBNL Applied Math / CS



Single spin evolution in 2.4 GHz electromagnetic wave environment




1<sup>st</sup>-order and 2<sup>nd</sup>-order accuracy test



Wall clock time comparison GPU v.s. CPU





## Circuit Level Simulation

*PARADISE: Post-Moore Architecture and Accelerator Design Space Exploration*


# PARADISE: Post-Moore Architecture and Accelerator Design Space Exploration

George Michelogiannakis, Dilip Vasudevan, John Shalf


- Multiple devices, memories, and other “post Moore” technologies in development
- Evaluating each in isolation misses big picture
  - Devices can be better designed with high-level metrics
  - Architects can evaluate how exploit new technologies

*Until now, we lacked the tools to do so systematically and rapidly for many technologies*  
*(PARADISE addresses that gap)*


## Transistor/Devices



## Architectures





## Systems




## Systems




## Logic Blocks




## Circuits



## Energy Delay



## Devices




Ion/Ioff



# PARADISE: Post-Moore Architecture and Accelerator Design Space Exploration

George Michelogiannakis, Dilip Vasudevan, John Shalf



### Systems

### Logic Blocks

Performance

Critical Path

### Circuits

Energy Delay

Ion/loff

V or t

Time


### Devices

Ion/loff

V or t

LS3DF

**PARADISE Accuracy Validated Against Experimental Results**  
 Dilip P. Vasudevan, et. al.: PARADISE - Post-Moore Architecture and Accelerator Design Space Exploration Using Device Level Simulation and Experiments. ISPASS 2019: 139-140




## System Scale Simulation



*PARADISE++: Using Scalable Event-driven  
Optimistic Parallel Discrete Simulator for  
system-scale modeling*

# PARADISE++:

*Large Scale Optimistic Synchronization based simulation of Post Moore Architectures*







- Post Moore Device level to architectural level simulation support
- Optimistic Synchronization based PDES simulation
- SST extension for Post Moore Architectural support



PARADISE++ simulation framework and its potential outcomes

# Translating From Science to Technology : CMOS+X




## Key Points

- Process integration of complex functional materials
- Desperate need for US-based capabilities
- Process control @ 1nm scale
- 200mm platform critical to demonstrate technology
- Need for process modules: PVD, ALD, Etch, RIE

# Leverage the Power of DOE's National User Facilities And Modeling Capability to Accelerate Microelectronics Discovery


End-to-End Acceleration of Discovery and Evaluation of New Devices

## Materials Discovery



Computational Design  
Synthesis  
Characterization

## ME Transistor




Device Design  
Fabrication  
Parametrics

## Architecture



RTL/Gate Simulator  
Power  
Delay

## System



Arch. Level Simulator  
TDP, EDP

## National User Facilities for Metrology and Experimental Validation



**ADVANCED LIGHT SOURCE**



**MOLECULAR  
FOUNDRY**



**NERSC** National Energy Research  
Scientific Computing Center



**Berkeley**  
UNIVERSITY OF CALIFORNIA



**EUREKA CXRO**

Physical, Chemical, Materials and Computer Sciences

## Next steps...

- Do Great **Team Science**!! First papers are being prepared...
- BML Distinguished Lecture series on-going...
- Build collaborations across labs, industry academia
- Succeed with the “**Co-Design**” Mantra: the biggest learning for us!!

**Thank You**

