

S. Salahuddin, P. Shafer, J. Shalf, D. Vasudevan, Z. Yao, & D. Armbrust Use-Inspired Basic Science

BERKELEY LAB

Technology Scaling Trends

Exascale in 2022... and then what?



Beyond CMOS Electronics : Focus on Energy

Microelectronics could get to ~25% of Primary Energy by 2030



Semiconductor Research Corporation Decadal Plan for Semiconductors, 2020



Global Drivers : The Challenge & The Opportunity



OSTP Report 2013-2015

Many Incomplete Options for New Device Technology (need codesign)

		9							0	2013 Rep	ort	
-	20								0	2015 Rep	ort	Improveme
th (nanometers	15 -	0	0	0								Architecture software ad
ysical gate leng	10 —			Q	0	0	•		•	_	-0	
4	5 —									0		3D integration packaging
I	0 2013	2015	2017	2019	2021	2023 Year	2024	2025	2027	2028	2030	Resistance r
				/		AT I		Gate			(1.5nm)	Millivolt swit better transi

/
1 3 3 3 5 0 4



OSTP Report 2015: John Shalf Robert Leland and Shekhar Borkar

Computing Beyond Moore's Law *IEEE Computer: December 2015* BERKELEY LAB

https://ieeexplore.ieee.org/document/7368023

	TABLE 1. Summary of techology optic	ons for extendir	ng digital elec	tronics.	
Improvement Class	Technology	Timescale	Complexity	Risk	Opportunity
Architecture and	Advanced energy management	Near-Term	Medium	Low	Low
software advances	Advanced circuit design	Near-Term	High	Low	Medium
	System-on-chip specialization	Near-Term	Low	Low	Medium
	Logic specialization/dark silicon	Mid-Term	High	High	High
	Near threshold voltage (NTV) operation	Near-Term	Medium	High	High
3D integration and	Chip stacking in 3D using thru-silicon vias (TSVs)	Near-Term	Medium	Low	Medium
packaging	Metal layers	Mid-Term	Medium	Medium	Medium
	Active layers (epitaxial or other)	Mid-Term	High	Medium	High
Resistance reduction	Superconductors	Far-Term	High	Medium	High
	Crystaline metals	Far-Term	Unknown	Low	Medium
Millivolt switches (a	Tunnel field-effect transistors (TFETs)	Mid-Term	Medium	Medium	High
better transistor)	Heterogeneous semiconductors/strained silicon	Mid-Term	Medium	Medium	Medium
	Carbon nanotubes and graphene	Far-Term	High	High	High
	Piezo-electric transistors (PFETs)	Far-Term	High	High	High
Beyond transistors	Spintronics	Far-Term	Medium	High	High
(new logic paradigms)	Topological insulators	Far-Term	Medium	High	High
	Nanophotonics	Near/Far-Term	Medium	Medium	High
	Biological and chemical computing	Far-Term	High	High	High



DOE Big Ideas Summit (BIS3) 2016

John Shalf (LBNL/Computing) Rick McCormick (Sandia) Ramamorthy Ramesh (LBNL/Energy Research) Patrick Naulleau (LBNL / ALS / CXRO / EUREKA)

Multiscale Multi-Lab Effort



DOE Microelectronics BRN (BES, HEP, ASCR) 2018

We need to accelerate the pace of discovery by orders of magnitude Deep Microelectronics CoDesign Framework



Co-design involves multi-disciplinary collaboration that takes into account the interdependencies among materials discovery, device physics, architectures, and the software stack for developing information processing systems of the future. Such systems will address future DOE needs in computing, power grid management, and science facility workloads.

Basic Research Needs for **Microelectronics**



Discovery science to revolutionize microelectronics beyond today's roadmaps



Need a fundamental paradigm shift



From Boltzmann Tyranny to Correlations



Co-Design From Atoms to Architecture





Leveraging the Power of DOE User Facilities



LBNL Beyond Moore Microelectronics Modeling and Simulation Framework





Simulating Bulk Materials

Identifying new candidate microelectronic materials from first-principles simulation.



https://materialsproject.or

a

MatProj Example:

Finding a Better Ferroelectric for MESO Devices





Application Switch speed, Interface-level, Materials performance, osses/Performance Power, Area, metrics System power Fan-out, Stability Accelerated feedback path to focus device and r rial discovery proce Current Drive, Clock-Rates, unction Physics, Material Physics switching energy, Power, Area I-V curves Carrier Mobility transients gate OpenSoC 00 LS3DF stem A rehiter PARADISE Circuits Junction Materials Systems Device Physics Physics Physics Bulk Material: Processor/System: Circuit/Std. Cell: 1 Device: 1 Junction: ~100 Atoms ~10k-100k Circuits 10-100 Devices ~1M Atoms ~100k Atoms

Interfaces and Junction Physics

"The Interface is the Device"

-Nobel laureate Herbert Kroemer



http://cmsn.lbl.gov/html/LS3DF/LS3DF.html

Ab-Initio Full Electronic Device Simulations

Scalable O(N) DFT Methods

Sinead Griffin

Novel O(N) Problem Decomposition enables Scalable modeling of emerging Post-Moore devices Using First-Principles electronic structure calculations



Accomplishments for BML

- Combined several techniques for a holistic, ab-initio, atomistic (beyond TCAD) device simulation
- LS3DF Device-size self-consistent ab initio calculations to get atomistic potential profile, band alignment, based boundary conditioned Poisson solver
- Based on the potential profile, and scattering state calculations to simulate the device transport, and leakage current etc.
- Using electron-phonon coupling to calculate the heat generation and dissipation at atomic scale



● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ●	
● 1 ● 2 ● 5 ● 5 ● 5 ● 5 ● 5 ● 5 ● 5 ● 5 ● 5	

town wante hand and an are to to to to to ta	
	a fight and fight and fight and fight
······································	0.0000.000
	1
# 2 # 3 B	0 00 0 00 0 00 0
at a takana takana takana sa	1010101
LALANDAR AND A AN ANALANDAR AND	· (·) an (·) an (·) an (·)
• 1 • 1 • 1 • 1 • 1 • 1 • 1 • 1 • 1 • 1	
HOHOHOHOHOHOHOHOHOHOHOHOHOHOHOHOHOHOHO	0.000.000.000
• ! • ! • ! • ! • ! • ! • ! • ! • ! • !	
***************************************	0 2 00 0 00 0 00 0
	1.1.1.1.1.1
	Was Was Was 1

# \$ # \$ # \$ # \$ # \$ # \$ # \$ # \$ # \$ # \$	1 2 00 2 00 2 00 2
eletetetetetetetetetetet eletetetetetete	1.1.1.1.1.1

A shallow defect state in Si.

the electron (left) and hole (right) localizations in a bulk CH₃NH₃PbI₃ material. The small dots are atoms.

Simulate full device-scale interfaces

BERKELEY LAB

Sinead Griffin



Application Interface level, Switch speed, **Materials** performance, Power, <mark>/</mark>rea, Losses/Performance metrics System power Fan-out, Stability Accelerated feedback path to focus device and material disc erv proce Current [rive Clock-Rates, Material Physics Junction Physics, switching Power, Area I-V curles Carrier Mobility transi OpenSoC 00 LS3DF PARADISE Systems Circuits Materials Device Junction Physics Physics Physics Bulk Material: Processor/System: Circuit/Std. Cell: 1 Device: 1 Junction: ~10k-100k Circuits 10-100 Devices ~1M Atoms 100k Atoms ~100 Atoms **Device Scale Simulation**



ECP ARTEMIS : Adaptive Mesh Refinement for Time-domain ElectrodynaMIcs Solver



https://ccse.lbl.gov/Research/Microelectronics/index.html

Device-Scale Simulation using AMReX+Physical PDEs

ARTEMIS : Adaptive Mesh Refinement for Time-domain ElectrodynaMIcs Solver **ARTE**

Challenge: Wide range of physical coupling dimensions from nm scale to cm scale

All types of physics talk to each other due to natural nonlinearity of spin oscillations, etc.



Solution Adaptive Mesh Refinement (AMR) simulation to cover length & time scales:

- Simultaneously solving the **coupled PDEs**, e.g. Maxwell's equations, LLG equations, etc.
- Adjust mesh resolution with AMR to the needs of specific physics in a specific region



Device-Scale Simulation using AMReX+Physical PDEs

Jackie Yao and Andy Nonaka: LBNL Applied Math / CS

Challenge: Wide range of physical coupling dimensions from nm scale to cm scale

All types of physics talk to each other due to natural nonlinearity of spin oscillations, etc.



Solution Adaptive Mesh Refinement (AMR) simulation to cover length & time scales:

- Simultaneously solving the **coupled PDEs**, e.g. Maxwell's equations, LLG equations, etc.
- Adjust mesh resolution with AMR to the needs of specific physics in a specific region

Early-stage Demonstration Jackie Yao and Ann Almgren: LBNL Applied Math / CS



ARTE

Application Switch speed, Interface-level, Materials performance, Losses/Performance Power, Area, metrics System power Fan-out, Stability Acceler ted feedback path to focus device and material discovery proce Current [rive, Clock-Rates, Junction Physics, Material Physics switching e nergy, Power, Area I-V curves Carrier Mobility transie OpenSoC 22 LS3DF PARADISE stem A rehited Circuits Junction Materials Systems Device Physics Physics Physics Bulk Material: Processor/System: Circuit/Std. Cell: 1 Device: 1 Junction: ~10k-100k Circuits 10-100 Devices ~1M Atoms ~100k Atoms ~100 Atoms

Circuit Level Simulation

PARADISE: Post-Moore Architecture and Accelerator Design Space Exploration



https://ieeexplore.ieee.org/document/8695667







System Scale Simulation PARADISE++: Using Scalable Event-driven Optimistic Parallel Discrete Simulator for system-scale modeling



PARADISE++:

Large Scale Optimistic Synchronization based simulation of Post Moore Architectures



- Post Moore Device level to architectural level simulation support
- Optimistic Synchronization based PDES simulation
- SST extension for Post Moore Architectural support



PARADISE++ simulation framework and its potential outcomes



Translating From Science to Technology : CMOS+X











Key Points

Process integration of complex functional materials Desperate need for US-based capabilities Process control @ 1nm scale 200mm platform critical to demonstrate technology Need for process modules: PVD, ALD, Etch, RIE



Leverage the Power of DOE's National User Facilities And Modeling Capability to Accelerate Microelectronics Discovery





Next steps...

- Do Great Team Science!! First papers are being prepared...
- BML Distinguished Lecture series on-going...
- Build collaborations across labs, industry academia
- Succeed with the "Co-Design" Mantra: the biggest learning for us!!



